




Data Analytics and Artificial Intelligence
Vol: 3(6), 2023
REST Publisher; ISBN: 978-81-948459-4-2
Website: <http://restpublisher.com/book-series/daai/>



Thermal Stress Based Power Routing of Smart Transformer with CHB and DAB Converters

Mr.T.SunilRaj, G.manju, V.Vigneshwari, K.Indhumathi

Abstract. The Smart Transformer (ST) is a potential solution for an upgrade of the electric distribution grid, which enables to provide services to the grid and dc-connectivity. However, the power electronics within the system are challenged by high reliability requirements. One possible solution to increase the reliability is to employ prognosis to predict the failures and avoid down times of the system. Traditional maintenance scheduling is based on the Remaining Useful Lifetime (RUL) of the individual components or the forecasted failure probability. For a further increase of the time to the next maintenance, it is desired to have similar wear out of all components, which need to be maintained or exchanged. In this work, it is proposed to route the power internally in a modular power converter consisting of a cascaded H-bridge connected to dual active bridges in order to influence the remaining useful lifetime of its building blocks. Therefore, a thermal stress based wear-out control is designed for addressing the processed power dependent failures of the devices in the building blocks of the ST. Compared to the conventional power routing methods, the impact of the proposed system-level control considering electrical and thermal parameter variations is demonstrated using Monte Carlo analysis.

1. INTRODUCTION

The paradigm shift from fossil fuels to green-technologies in the energy production has altered the conventional power system network with higher share of renewable energy sources and electric vehicle charging stations. This has posed challenges in the electrical distribution network with spatially distributed generations and bidirectional power flow. The ST is a promising solution to address the power flow flexibility while catering the requirements of changing grid scenarios [1], [2]. However, expected lower reliability is one of the key challenges of the ST compared with the conventional lowfrequency transformer. One of the possible solutions to increase the system reliability is to carry out maintenance schedules based on prognosis. Prognosis is a technical process resulting in the determination of RUL. There are many scientific publications regarding the prognostic maintenance scheduling in high reliability industrial applications, aviation sector etc. [3], [4]. However, fewer references investigate the maintenance scheduling focusing on the system level control algorithms to delay the maintenance. Since the ST is a modular system with multiple stages possibly located in remote areas, frequent maintenance schedules can

result in very high costs. Therefore, a system level thermal stress controller is proposed to optimize the maintenance schedules. In order to develop a system level thermal stress control, the critical components and factors are to be identified. Power electronic devices and capacitors contribute to the major failures in converter systems [5], [6]. Power cycling of the devices resulting in thermal cycles is considered to be the crucial factor for the aging of devices. The existing literature mainly focuses on device level and converter level reliability by actively controlling the thermal cycles by different methods such as switching frequency control, active gate drivers and modulation techniques [7]–[9]. For improving the reliability of a modular converter system comprising of many cells, the aging of the cells can be actively controlled by unequal sharing of the power depending on the remaining useful life of each module [10], [11]. Power routing using virtual resistance method is studied for low voltage inverter of the ST in [12]. For an ST composed of CHB and DAB converters, power routing technique with virtual resistance is introduced in [13]. This work studies the impact of unequal power sharing on the reliability of the ST on a system level and the development of a power routing controller for the overall system. Power

routing is achieved using virtual resistances for thermal stress control in the modular ST comprised of Cascaded H-Bridge (CHB) converter cells and Dual Active Bridge (DAB) cells as shown in Fig. 1. Virtual resistances provide the power references for each unit of the ST depending on the aging of that unit. The control of power flow through the cells based on their aging results in thermal stress based wear-out control of the overall system. Thus the maintenance scheduling can be optimized in order to reduce the maintenance costs. Compared to the virtual resistance based methods in [12] and [13], a generalized validation of the impact of a system level power routing technique considering parameter variations using Monte Carlo analysis is provided in this work. Moreover, detailed analysis and experimental results along with a collector emitter voltage sensor for junction temperature estimation are presented as well. The paper is organized as follows. Section II introduces the investigated ST architecture and provides the motivation for the thermal stress based wear-out control. Design of the thermal stress based power routing controller based on virtual resistances is explained in section III. Section IV discusses the implementation of the proposed power routing scheme in the laboratory setup and the effect on thermal stress due to power routing is illustrated. The impact of thermal stress based wearout on the system RUL without and with the proposed control scheme is studied in section V, and finally a conclusion is drawn in section VI.




FIGURE 1. ST architecture with CHB and DAB.

2. POWER ROUTING IN ST ON SYSTEM LEVEL

This section introduces the reliability challenges in the ST and lays down the theoretical background of the proposed strategy for improving the reliability of the ST. The system description of the ST prototype is also presented. A. Semiconductor Reliability Challenges As discussed in the introduction, power electronic devices are one of the main sources of failures and thereby posing challenges to the reliable operation of the ST. To analyze the root cause of failures in power semiconductors, Physics-of-Failure (PoF) approach has become the state of the art. Accordingly, the junction temperature fluctuations influence the aging and deterioration of the power modules as expressed in (1). Here, N_f denotes the number of thermal cycles to failure depending on the thermal swing ΔT , average junction temperature $T_{j,av}$ and the device dependent parameters a_1 , a_2 and a_3 . The parameter $a_2 \approx 5$ makes N_f highly sensitive to junction temperature variations [14], [15].

$$N_f = a_1(\Delta T)^{a_2} \cdot e^{-T_{j,av} + 273} \cdot C(1)$$

Thermal cycles lead to fatigue and leads to bond-wire liftoff. In this work, the bond-wire liftoff is considered as the main failure mechanism since the thermal fatigue of the solder joints become prominent only with very high thermal swings (greater than 100K) [16], [17]. The power processed by the semiconductor module determines the amount of loss dissipation in the module and consequently the junction temperature. Power processed by the ST varies according to the grid conditions and results in the variation of device junction




FIGURE 2. Open IGBT module with V_{ce} measurement.

TABLE 1. ST specification.

Rated Power	MVAC	LVAC	Grid frequency	LVDC
1MVA	10 kV	400V	50Hz	800V

temperature. For fatigue analysis, Miner’s rule can be applied to calculate the accumulated damage using [18]

$$D_{acc} = \sum N_i / N_{fi} \quad (2)$$

where D_{acc} is the accumulated damage, N_i the number of cycles and N_{fi} the durability of the i -th stress range. When the accumulated damage becomes 1, the device fails.

Investigated ST Architecture: The investigated ST architecture is composed of a modular structure CHB and DAB converters. AC-DC stage is realized by the CHB converter and the DC-DC stage by the DAB converter. CHB converter connected to the MVAC grid rectifies the AC voltage into DC. DAB DC-DC converters convert the rectified DC-link voltage of each CHB cell into low voltage DC while providing the isolation between MV and LV side. Fig. 1 shows the system architecture. The system parameters are listed in Table I. To implement a thermal stress control, junction temperature measurement of the devices is necessary. The collector emitter voltage (V_{ce}) is one of the most reliable temperature dependent electrical parameter to monitor the health of the device [19]. Hence the modular cells of the ST are equipped with V_{ce} sensing system as shown in the Fig. 2. Moreover, the junction temperature estimation from the V_{ce} sensing makes the implementation of the thermal stress based control algorithms more practical.




FIGURE 4. Equivalent circuit design of virtual resistor based power routing in the ST with CHB and DAB.




FIGURE 5. Calculation of device wear-out from thermal cycling based on operating conditions.

3. DESIGN OF VIRTUAL RESISTANCE BASED POWER ROUTING CONTROLLER

If the ST is composed of cells of different ages, equal thermal stress due to equal power sharing results in failures of cells at different instants, leading to frequent maintenances. Therefore, a power routing strategy based on virtual resistances is developed in this section to equalize the thermal stress among the differently aged cells.

1. *Concept of Virtual Resistance:* In the proposed strategy, each converter cell in the modular ST is represented by a resistor indicating the aging of that particular cell. This is shown graphically in Fig. 4 where the CHB and DAB cells in the ST architecture are represented by resistors. The more aged cell has a higher resistance than a new cell. Thus the total current is divided among the units according to the combined resistance of each units as depicted in Fig. 4. Since the resistors are implemented in software to generate the current/power references, they are termed as virtual resistors.
2. *Design of Virtual Resistance for Power Routing:* The virtual resistance design is shown graphically in Fig. 5. The mission profile of the converter system for a time period generates the junction temperature profile for each converter. Since the converters are equipped with V_{ce} junction temperature sensing system as shown in Fig. 2, the junction temperature profiles are obtained directly. This junction temperature profile of the past time period can be used to calculate the consumed lifetime ΔD_i of each cell using rainflow counting and the lifetime model as

described in section II [18]. Subsequently, the total accumulated damage can be calculated for each converter using (3)




FIGURE 6. Detailed schematic of CHB and DAB converter unit in the ST.

$$D_i = \sum \Delta D_i \quad (3)$$

where (D_i) is the accumulated damage of the i^{th} cell . Based on the accumulated damages of the semiconductor modules, the power distribution is changed to delay the power dependent failures.As depicted in Fig. 4, $R_{vi,CHB,IGBT}$, $R_{vi,CHB,DIODE}$, $R_{vi,DABPri}$ and $R_{vi,DABSec}$ are calculated from their respective accumulated damages using the relation (4)

$$\text{Virtual resistor} \propto D_i \quad (4)$$

$R_{vi,CHB,IGBT}$ and $R_{vi,CHB,DIODE}$ are the virtual resistance values for the IGBTs and diode in the CHB respectively, whereas $R_{vi,DABPri}$ and $R_{vi,DABSec}$ represent the virtual resistance values of primary and secondary side of DABs. For the next step, a weighted average of the virtual resistances of CHB and DAB modules in one power path is considered for the total virtual resistance calculation as expressed in (5).

$$R_{vi} = w_{i,CHB,IGBT} \cdot R_{vi,CHB,IGBT} + w_{i,CHB,DIODE} \cdot R_{vi,CHB,DIODE} + w_{i,DAB} \cdot \max(R_{vi,DABPri}, R_{vi,DABSec}), i \in [1, N] \quad (5)$$

The maximum virtual resistance value among the two bridges, ($\max(R_{vi,DABPri}, R_{vi,DABSec})$), is chosen for calculation (5) because both bridges process the same power and the bridge with higher virtual resistance is expected to fail first. For the CHB, however, power routing has relatively little impact on the total losses [11]. However, the loss distribution among IGBTs and diodes can be affected by routing the power. For the power flow from AC to DC stage, the diodes are more stressed than IGBTs. The damage accumulation of the most damaged IGBT and diode in a cell are considered for modeling CHB virtual resistance. Finally, the power reference P_i^* is obtained by solving the virtual resistor network as illustrated in Fig. 4. For a system with $N = 3$ cells, the power references P_1^*, P_2^*, P_3^* are given by TABLE II: System parameters

Symbol	Description	Value
e (rms)	Grid voltage (rms)	230V, 50Hz
L_g	Filter inductance (MV side)	3.8mH
$V_{DC,1} = V_{DC,2}$	DC-link voltage reference	250V
V_0	DC-link voltage (LV side)	250V
n	MFT turn ratio	1 : 1
$f_{sw,CHB}$	Switching frequency of the CHB	3kHz
$f_{sw,DAB}$	Switching frequency of the DAB	12kHz

(6)

$$P_{1**} = P \begin{bmatrix} R_{v2}R_{v3} \\ R \quad R \end{bmatrix} \quad (6) \quad 2R_{v3} + R_{v1}R_{v2} + R_{v1}R_{v3} \begin{bmatrix} v1 & v3 \\ R_{v1}R_{v2} \end{bmatrix}$$

$$P_2$$

$P_{3*} \quad R_v$

Therefore, the higher the value of virtual resistance, lower the processed power through each unit. The total power of the system is divided among the cells according to the value of the virtual resistance for the cell. It is to be noted that for the implementation of power routing, the converters are not over-sized and when the system is operated under full load, the converters process their rated power. The power routing strategy is active only during the partial load operation and the distribution transformer such as the ST operates at partial load for most of the time.

4. IMPLEMENTATION OF POWER ROUTING

In order to realize the testing of the proposed power routing controller with virtual resistors, a control scheme for scaled down prototype of ST with five level CHB and two DABs has been developed in this section.

Control Scheme for CHB and DAB: Fig. 6 shows the detailed schematic of a unit composed of one CHB cell and one DAB cell. The unit is taken as the building block for MVAC to LVDC conversion because if one of the cells in a unit fails, the power cannot flow through that unit since the cells are connected in series. For the studies, the device parameters described in section III are utilized and the system parameters are given in Table. II. The overall control strategy for CHB and DAB converters in the ST is shown in Fig. 7 (a) and (b) respectively. The CHB rectifier stage controls and shapes the input ac current and controls the total MVDC-link voltage. The current and voltage control is achieved through cascaded controller structure with Proportional-Resonant (PR) controller and Proportional Integral (PI) controller respectively [20]. The power references (P_i^*) generated by the virtual resistors are given to the power routing controller as depicted in Fig. 7 (a). The modulation index, m , produced by the PR controller is modified by the PI-based power routing controller to achieve different power flow through the DC-links of CHB. A control scheme with output and input voltage control is adopted for the DAB as shown in Fig. 7 (b). The input MVDC link voltages are balanced by the DAB, which is critical for the stability while processing unequal power through each Hbridge of the CHB. For the output LVDC-link voltage control, a PI voltage controller is designed using pole-zero cancellation technique [21].




FIGURE 7.(a) CHB control scheme with power routing controller (b) DAB control scheme.




FIGURE 8. The experimental setup (E_1 - High Speed Thermal Camera, E_2 - CHB and DABs, E_3 - Open Module, E_4 - Oscilloscope, E_5 - Thermal image).

Experimental Validation of Power Routing Controller: To validate the proposed power routing control strategy, a small scale prototype of a five level CHB connected to two DABs has been developed as illustrated in Fig. 8. The H-bridges of CHB and DAB are made with open-module DP25H1200T101616 from Danfoss to facilitate direct junction temperature measurements. A high speed infrared thermal camera is used to obtain the thermal response of the power semiconductors of the open module. The camera is controlled by an automatic positioning system for fast and accurate measurements. The setup is controlled by dSPACE SCALEXIO system. The V_{ce} measurement board integrated to each converter cell provides the junction temperature information and this is validated using the thermal camera. The variation of the V_{ce} vs. temperature is shown in Fig. 9 and subsequently,




FIGURE 9. V_{ce} variation with junction temperature.




FIGURE 10.(a) The output currents of both DABs ($i_{o,1-2}$) and the load voltage (v_o) for equal power sharing for the given mission profile
 (b) The output currents of both DABs ($i_{o,1-2}$) and the load voltage (v_o) with time scale $5\mu s/div$.

The junction temperature is estimated using a fitting model for the selected device. The controller of the ST should be able to maintain the reference LVDC voltage even when the power flowing through each unit is different. Moreover, the CHB DC-link voltages should be balanced and must be equal to their reference value. The proper functioning of power routing controller is tested by changing the power distribution among the ST units. When the power routing is not activated, the DABs share the power equally as shown in the Fig. 10. Here, a mission profile with a step change from $P_n = 1.2kW$ to $P_n = 2.4kW$ with each power cycle lasting for 10s is applied as the input for the ST.




FIGURE 11.The output currents of both DABs ($i_{o,1-2}$) and the load voltage (v_o) with activated power routing controller for the given mission profile.

This results in the different remaining useful lifetimes of the cells and the Table III depicts the number of cycles to failure for the three cases using (1). The lifetime in Table III is normalized with respect to that of balanced power sharing. By lowering the thermal cycling in lightly loaded cell, the RUL has increased by 38 times. In this case, the lifetime of the overloaded cell has reduced by 10 times compared to that of balanced operation. The reduction of lifetime of overloaded cell is less than that of the increase in lifetime for the lightly loaded cell. The IGBT is rated for 25A rms and is operated with a much lower current, and hence the lifetime reduction of overloaded cell is lower. This shows that at lower power levels, a net increase of the system lifetime is achieved through TABLE III: Normalized number of cycles to failure (N_f) for equal and unequal power sharing power routing.

Case	N_f (norm.)
Balanced	1
Over-loaded cell	$\frac{1}{10}$
Lightly-loaded cell	38

The objective of the experiment is to validate the working of the designed power routing controller and its effect on the junction temperature and consequently the aging. It is clear that the power routing controller can influence the junction temperature of the modules and thereby the stress on the semiconductors in different cells of the ST.

5. IMPACT OF PROPOSED METHOD ON THE RELIABILITY OF THE ST

Scientific references perform the lifetime analysis based on analytical models [22], [23]. Therefore, in this work, an electro-thermal simulation model along with lifetime models are considered to analyze the reliability of the ST. In order to incorporate the deviations of the simulation parameters in a practical scenario, a sensitivity analysis using Monte Carlo simulation is performed and the results are analyzed in this section.

Methodology of Reliability/Lifetime Study:The methodology of lifetime estimation is presented in Fig. 5. In order to analyze the lifetime using the thermal stress analysis, a mission profile is used to generate the working condition of the power converter. Depending on the mission profile, the thermal loading of the converter is obtained using an electro-thermal model of the system. Once the junction temperature fluctuations are known, the lifetime can be calculated using the rainflow counting method and a lifetime model of the power device.

Design of Electro-Thermal Model of ST for Validation of VR based PR:In order to conduct a lifetime analysis of the ST, an electrothermal model of 10 CHB cells connected to 10 DAB cells are modeled in MATLAB. The model consists of electrical equations of CHB and DAB along with thermal models of the semiconductor switches and the heatsink for calculating the junction temperature of each device.

1) **CHB modeling :**The unit comprising of CHB connected to DAB cell as shown in Fig. 6 is considered for describing the system model. The current and voltage in CHB is modeled using the electrical equations (7) and (8) from Fig. 6 [24],

$$L_g \frac{di_L}{dt} = i \sum_{i=1}^N (m_i) v_{DC,i} - v_g \tag{7}$$

$$C_{DC,i} \frac{dv_{DC,i}}{dt} = i_{h,i} - i_{DC,i} \tag{8}$$

where m_i is the modulation index of each H-bridge.




FIGURE 12. Variation of primary side IGBT junction temperatures over time of the DAB cells for (a) Balanced operation (b) Lightly loaded cell (c) Over loaded cell.

TABLE 4. ZVS operating modes of DAB

Case	Primary Bridge	Secondary Bridge
$I_1 > 0$ and $I_2 > 0$	ZVS	ZVS
$I_1 > 0$ and $I_2 < 0$	non-ZVS	ZVS
$I_1 < 0$ and $I_2 > 0$	ZVS	non-ZVS

When the powers processed by each H-bridge are equal, the modulation index applied to each of them are also equal. In case of power unbalance, the modulation index of the Hbridges varies [24]. Since the H-bridges are connected in series in the CHB, the total current flowing through each H-bridge remains the same. However, depending on the modulation index, the current sharing among the diodes and IGBTs changes.

2) DAB modeling:

Considering phase shift modulation for DAB cell i , the power is given by

$$P_i = \frac{m_{DAB,i}^2 V_{DC,i}^2 D_i (1 - D_i) T_{sw}}{2L_i} \tag{9}$$

where P_i is the power processed by DAB cell i , $m_{DAB,i}$ is the modulation index of the cell DAB_i , $V_{DC,i}$ is the MVDC link voltage, L_i is the leakage inductance and $T_{sw,DAB}$ is the switching time period.

In order to determine the ZVS operation, the inductor currents at the switching instants $D \frac{i_{DAB}}{2} T_{sw}$ and $T_{sw} \frac{i_{DAB}}{2}$ are given by

$$I_1 = [(2D-1)+M] \frac{V_{DC,i} T_{sw,DAB}}{4L_i} \tag{10}$$

$$I_2 = [1+M(2D-1)] \frac{V_{DC,i} T_{sw,DAB}}{4L_i} \tag{11}$$

The ZVS condition of the primary and secondary bridge can be inferred from the inductor currents at switching instants, I_1 and I_2 and are tabulated in Table IV. Depending on the operating power, duty cycle D_i is calculated and subsequently the primary $i_{prim,i}$ and secondary currents $i_{sec,i}$ through the switches are also calculated [25]. 3) *Device modeling and loss calculation*: Once the current through the devices are obtained from the CHB and DAB models, the power losses are computed. The device used is the IGBT module DP25H1200T101616 from Danfoss and the device parameters are obtained experimentally in [26]. The switching losses ($P_{sw,igbt}$) and the conduction losses ($P_{cond,igbt}$) of the IGBT are given by the equations (12) and

(13) respectively [27],

$$P_{sw,igbt} = \frac{1}{T} \left(\sum_{n=1}^{N_{sw(on)}} E_{on}(V_{ce}, I_c, T_j) + \sum_{n=1}^{N_{sw(off)}} E_{off}(V_{ce}, I_c, T_j) \right) \quad (12)$$

$$P_{cond,igbt} = \frac{1}{T} \int_0^T V_{ce}(I_c(t), T_j) \cdot I_c(t) dt \quad (13)$$

where $N_{sw(on)}$ and $N_{sw(off)}$ are the number of turn-on and turn-off instants of the IGBT for the time interval T , V_{ce} is the collector-emitter voltage, I_c is the current flowing through the IGBT and T_j is the IGBT junction temperature. For computing diode losses such as the reverse recovery losses (P_{rec}) and conduction losses ($P_{cond,diode}$), equations (14) and (15) are used.

$$P_{rec} = \frac{1}{T} \sum_{n=1}^{N_{sw}} (E_{rec} V_f I_f T_d) \quad (14)$$

$$P_{cond,diode} = \frac{1}{T} \int_0^T V_f I_f(t, T_d) \cdot I_f(t) dt \quad (15)$$

Here, E_{rec} is the reverse recovery energy of the diode, V_f is the forward voltage drop, I_f is the current flowing through the diode, V_j is the voltage across the diode and T_d is the diode die temperature. 4) *Thermal network modeling*: In order to calculate the junction temperature from the losses, a thermal network of the power device with the heatsink is modeled and the junction temperatures thus obtained is fed back for the thermal model consists of a Foster network with thermal loss computation. The network with ther-




Fig. 13: Thermal model for IGBT and diode in the power module connected to the heatsink.

Validation of the Impact of Power Routing on the ST on System Level: To evaluate the impact of power routing on wear-out based failures in the ST, a RUL estimation study without and with the power routing control has been carried out. The methodology shown in Fig. 5 is used for lifetime analysis. The ST with 10 units comprised of ten CHB cells are fed with mission profile to evaluate the wear-out based failure. It is assumed that all the cells have zero wear-out due to thermal cycling at the beginning of operation. The electrical parameters affecting the losses of the converters and the heatsink temperatures are different for the each cell according to normal distribution. When the accumulated damage reaches unity according to (2), the cells are assumed to reach their end of life. *Without any thermal stress control, the individual CHB and DAB cells have different thermal cycling due to the differences in electrical and thermal parameters. Therefore, the wear-out of each cells are different and this leads to their failure at different times. The electro-thermal model of the ST*







FIGURE 14:Unreliability of the DAB cells (a) without power routing (b) with power routinggenerates the thermal cycling profile of the cells in accordance with the mission profile, and subsequently the wear-out based remaining useful lifetimes are calculated. Table V summarizes the results of the thermal stress based lifetime evaluation. The RUL values are normalized for CHB and DABs by the failure of first CHB and DAB cell respectively. The first CHB cell fails in 19th year and the first DAB cell in 18th year and these values are considered as the base value for per unit (p.u.) calculations.



(a)



(b)

FIGURE 16: Monte Carlo analysis without and with power routing control (a) Distribution of failures over time (b) Unreliability or cumulative probability distribution over time.

$$F(t) = 1 - \exp \left[- \left(\frac{t}{\alpha} \right)^\beta \right] \quad (17)$$

The unreliability curves for the DAB cells without and with thermal stress based power routing control is as shown in Fig. 14 (a) and (b) respectively. Here, the cells are replaced when they reach 10% failure probability, also commonly known as the B_{10} lifetime [22]. Without power routing it is clear from Fig. 14 (a) that the DAB cells are replaced at different instants. In order to control the thermal stress based aging, the power sharing between the units of the ST are dynamically changed according to the developed virtual resistor based power routing. The results of the case study are given in Table V. Compared to the conventional equal power sharing, the power routing method can effectively converge the RUL of the DAB cells, whereas it results in an improvement of the total estimated lifetime of the CHB cells. The power routing has lower impact in changing the loss distribution among the CHB cells due to the series connection of the cells. Whereas, for the DAB cells, the unequal power sharing can effectively vary the device losses and hence the thermal cycling based wear-out is actively controlled. Failure of the first CHB cell is delayed by 19% with power routing strategy and that of the DAB cell is delayed by 28%. When the thermal stress control is applied, the failure probability of the cells converge and the B_{10} lifetime becomes 1.28 p.u as shown in Fig. 14 (b). Thus the number of maintenance can be reduced by manipulating the thermal stress among the cells. However, the mean RUL for DABs is decreased by 1.3% with the power routing method. On the other hand, for the CHB cells, a slight increase in the mean RUL of 0.5% is obtained by adopting the proposed control strategy.

1) Analysis of Thermal Parameter Sensitivity on Power Routing Control : For sensitivity analysis considering the thermal parameter variations, a Monte Carlo simulation for 1000 cases with and without power routing is carried out using the system model. The schematic representation of the analysis is shown in Fig 15. Here, the thermal parameters such as heatsink temperature and device parameters are considered as normal distribution with a standard deviation of 5% to emulate a real operating environment. The mission profile input along with the parameters given as the inputs to the electro-thermal model generates the number of cycles to failure or RUL of the system for two cases; without thermal stress control and with power routing for thermal stress control. As illustrated in Fig 15, the Monte Carlo simulation is performed for n cases and the RUL thus obtained follows a Weibull distribution. Subsequently, the pdf and cdf of the Weibull distribution of individual converter cells are calculated. Finally, a system level unreliability/cdf is obtained using the formula given in (18),

$$cdf_{sys} = 1 - \prod_{i=1}^N (1 - cdf_i) \quad (18)$$

where cdf_{sys} denotes the system level cdf and cdf_i indicates the cdf of a cell i .

Fig. 16 (a) shows the failure distribution of the ST with 10 DAB cells over the years with Monte-Carlo analysis. During the normal operation without active thermal stress control, the earliest wear-out based failures start around 19 years (considered as 1 p.u.) and reaching the maximum probability of failure around 1.27p.u. years. The failure distribution approximated by a Weibull distribution has the mean and standard deviation as 1.27p.u. and 0.09p.u. respectively. From the Weibull distribution, the unreliability or the cumulative failure probability distribution can be obtained as shown in Fig 16 (b). Unreliability plot illustrates clearly the spread of failure distribution without any thermal stress control. Here, 80% of failures are spread over 0.22p.u. time, making the maintenance scheduling difficult. To evaluate the impact of power routing, Monte-Carlo analysis is repeated for the ST model with the virtual resistance based power routing control. The thermal parameters of the system remain the same as that of the normal operation. The thermal stress control is able to achieve a 3 times reduction in the standard deviation of failures compared to that of normal operation. However, the mean lifetime of the system is slightly decreased by 2.4% in comparison with normal operation. Fig. 16 (b) depicting the unreliability curve vividly demonstrates the advantage of the proposed strategy. In this case, 80% of failures occur in a span of 0.07 p.u., resulting in a better maintenance scheduling. Moreover, the B_{10} lifetime of the system is improved by 4.4% or 11.4 months as shown in Fig. 16 (b).

6. CONCLUSION

For applications requiring very high reliability such as the ST, one of the possible solutions to increase the system reliability is to carry out maintenance schedules based on prognosis. Therefore, a power routing strategy for improving the reliability of power devices through thermal stress based wear-out control is adopted. Compared to the state of the art, a systematic development of a virtual resistance based system level control is presented, along with its validation in case of thermal and electrical parameter variations using Monte Carlo analysis. Monte Carlo analysis shows that the proposed strategy is able to reduce the standard deviation of the failure probability by 3 times compared to that of normal operation. Moreover, the proposed strategy improves the B_{10} lifetime of the system resulting from thermal stress based wear-out of the devices by 4.4% or 11.4 months. Experimental results demonstrate the potential of the Smart Transformer control system to route the power internally to achieve thermal stress control.

REFERENCES

1. K. Sahoo and N. Mohan, "Modulation and control of a single-stage hvdc/ac solid state transformer using modular multilevel converter," in *2017 IEEE Applied Power Electronics Conference and Exposition (APEC)*, March 2017, pp. 1857–1864.
2. X. She, A. Q. Huang, and R. Burgos, "Review of solid-state transformer technologies and their application in power distribution systems," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 1, no. 3, pp. 186–198, Sept 2013.
3. F. Camci, "System maintenance scheduling with prognostics information using genetic algorithm," *IEEE Transactions on Reliability*, vol. 58, no. 3, pp. 539–552, Sept 2009.
4. S. Byington, M. J. Roemer, and T. Galie, "Prognostic enhancements to diagnostic systems for improved condition-based maintenance [military aircraft]," in *Proceedings, IEEE Aerospace Conference*, vol. 6, 2002, pp. 6–2815–6–2824 vol.6.
5. F. Blaabjerg, K. Ma, and D. Zhou, "Power electronics and reliability in renewable energy systems," in *2012 IEEE International Symposium on Industrial Electronics*, May 2012, pp. 19–30.
6. S. Yang, A. Bryant, P. Mawby, D. Xiang, L. Ran, and P. Tavner, "An industry-based survey of reliability in power electronic converters," *IEEE Transactions on Industry Applications*, vol. 47, no. 3, pp. 1441–1451, May 2011.
7. M. K. Bakhshizadeh, K. Ma, P. C. Loh, and F. Blaabjerg, "Indirect thermal control for improved reliability of modular multilevel converter by utilizing circulating current," in *2015 IEEE Applied Power Electronics Conference and Exposition (APEC)*, March 2015, pp. 2167–2173.
8. H. Luo, F. Iannuzzo, K. Ma, F. Blaabjerg, W. Li, and X. He, "Active gate driving method for reliability improvement of igbts via junction temperature swing reduction," in *2016 IEEE 7th International Symposium on Power Electronics for Distributed Generation Systems (PEDG)*, June 2016, pp. 1–7.
9. *Power Electronics*, vol. 26, no. 4, pp. 1215–1227, April 2011.