

# 10 GE MAC CORE Verification Driver-Module \*S.P.Velmurugan, Govardhan Bandi, Tejaswee Avulapati, Venkata sai Dakshinapu, Umesh Reddy Venkatathathagari

Kalasalingam Academy of Research and Education, Krishnankoil,India Corresponding Author Email: s.p.velmurugan@klu.ac.in

**Abstract.** The scope of this project is to build a UVM testbench – driver module by following the Objected Oriented Programming (OOP) paradigm. Under the OOP paradigm, the testbench is comprised of different objects which are designed to handle one particular task of the verification flow. The design under verification is a 10GE MAC Core. Even though the design is distributed with a rudimentary test case that allows to run some basic sanity check, such testbench would be extremely difficult to scale and/or maintain. Hence main theme of this project is providing verification environment of driver module which is easy to understand. It will be helpful while dealing with verifications of complex digital systems such as the ones that are found today in any application.

Keywords: Ethernet, driver, 10 GE Mac core, OOPs concept, UVM

## 1. INTRODUCTION

According to IEEE 802.3, a data frame is made up of seven fields which are different. The fields are combined to form a single data frame. It has 7 fields they are: Preamble, start-of-frame delimiter, destination address, source address, length, data and frame check sequence which are shown in below table 1.

<b>IABLE I.</b> Ethernet frame							
PRE	SOF	DA	SA	LENGTH	DATA	CRC	
7	1	6	6	2	46-1500	4	

The DUV is intentionally designed so that it can be easily integrated with custom logic. It is also designed with a limited feature set to guarantee a small gate footprint. Even though the design features both transmit and receive XGMII (10 Gigabit Media Independent Interface) interfaces, this verification plan will not make any attempt to verify the correctness of these interfaces. The DUV will be connected in loopback mode, i.e., the xgmii\_rx\_\* interfaces will be directly connected to the corresponding xgmii\_tx\_\* interfaces. The project will delve into the specifics of each one of the testbench building blocks and will provide details on how they fit into the verification flow. A top level testbench diagram illustrates the existing relationships among these components and shows the mechanism that is used in order to translate testbench stimulus into RTL signals. In this project the driver module has to be created which drives stimuli to the DUV. There are different test cases that have to be created and constrained randomization is used in order to generate different types of stimuli that are meant to exercise different logic inside the DUV.

### 2. LITERATUTE SURVEY

In this article, we examine major elements of the IEEE 802.3av Standards, including the task force's debate, and present the most recent studies on the development of 10G-EPON systems [1].In this study, the authors offer a thorough examination of the UVM overhead and its main causes. We also examine the practical effects of NVIDIA's prefetching and oversubscription on various workloads and tie performance to the prefetching technique and driver implementation [2].A functional coverage model is constructed in this research to determine whether or not the verification achieves the desired coverage. System Verilog is used for the coding, and Questa sim is used for the simulation. [3]This study examines the Universal Verification Methodology (UVM) by looking at how it was used to create two testbeds for unit verification. The first one uses all the fundamental UVM components and is directed at a First Input-First Output (FIFO) buffer module. [4]The synchronous FIFO subsystem is used as a test case in this research to investigate the utilization of UVM in test bench creation. Almost all SoCs contain FIFOs as a fundamental component. In data applications, they are frequently

employed as buffers, queues, flow controllers, etc. For DUV verification, the Design Under Verification is put to the test and coverage models are used. [5]

### 3. PROPOSED SYSTEM

**Design of 10 GE MAC core:** The 10GE MAC core is made to integrate quickly with exclusive custom logic. It has a management interface that complies with Wishbone standards and a data path interface that is similar to POS-L3. The core's constrained feature set and tiny gate footprint were design goals.



FIGURE 1.10GE MAC Block Diagram

Frames from the user's core logic are received by the TX Enqueue Engine, it saves in FIFO. Moreover, it gives the core the FIFO fill status.By default, the TX FIFO and RX FIFO comprises 128 entries with a total of 64 bits of data and 8 bits of status. Due to the FIFO's limited capacity of 512 bytes (64 64-bit), the MAC must operate in flow-through mode. TX Dequeue Engine uses the status information in bits 71-64 of the FIFO at the top to keep the frames aligned. Two state machines are present in the TX Dequeue Engine. Except for the last word of the frame, the CRC logic operates on 64-bit data. At the end of the frame, the CRC logic switches to 8-bit mode because the final word has 1 to 8 valid bytes. Holding FIFO's 8-word delay results from the possibility that the calculation could take up to 8 cycles to complete. The Encoding State-Machine then gets data from the Holding FIFO after adding the Ethernet preamble. The state machine produces flags that indicate when 32-bit is necessary in order to accomplish the necessary IFG and sets entire data on 64-bit borders in order to decrease logic. IFG is calculated using the current frame and the cumulative Deficit Idle Count (DIC). The Barrel Shifter receives flags, which completes the 32-bit alignment. When a local problem is discovered, the RC Layer inserts remote fault messages while monitoring link status signals from the Fault State-Machine. Moreover, the Encoding State-Machine receives the fault signal and pauses transmitting packets when there is a fault. In the event of a problem at the XGMII interface, the RC layer in the RX Enqueue Engine notifies the Fault State Machine and reports it. The decoding state machine has a tough time defining boundaries between frames and recognising incorrect frames, such as fragments and runts. When it decodes the data, a copy is written to the holding FIFO and CRC logic. The major purpose of the holding FIFO is to compensate for the slowness of the CRC computation. The CRC logic works with 64-bit data, with the exception of the final word of the frame. The CRC logic changes to 8-bit mode at the conclusion of the frame since the final word may contain 1 to 8 bytes. The Holding FIFO's 8-word delay is due to the fact that the computation might take up to 8 cycles to finish. Yet, the next FIFO item has an error flag set.SOP, EOP, and other flags are written to the RX Data FIFO together with the data as it exits the Holding FIFO. CRC logic indicates the error when an error flag is put in the FIFO. The RX Enqueue Engine's fault messages are recorded and monitored by the Fault State-Machine. Its function is to transition the fault state in accordance with the 802.3ae specification and debounce fault indications. A local fault or a remote fault can be declared by the state machine. You can keep track of both fault types by reading the interrupt status register. The Stats Engines collect various packet and byte counters and keep track of frame indication signals from the TX Dequeue and RX Enqueue Engines. Moreover, it is used to move between the faster clock domains and the slower processor interface clock domain. A deep dive into the 10 GE MAC core is not necessary because it's a complex design. Understanding the terms and functions of terms included in architecture is enough for writing the test bench.

*Testbench:* The Universal Verification Methodology (UVM), a verification approach based on the system Verilog language, is implemented into a test bench for evaluating complicated systems. The UVM testbench architecture serves as a guide for creating testbench scripts for designs that include testbench elements such as Top, Test, Environment, Driver, Scoreboard, and Monitor, among others. Each component performs a particular role, such as driving the signals to the DUV in the case of the driver.



FIGURE 2. UVM testbench architecture

The sequence item class is derived from the base class uvm\_sequence\_item. First, Ethernet properties should be declared as random variables with suitable constraints (rand) and we will register them with the factory. Write constraints according to the ethernet properties. Define a constructor for the data item. Here the data is generated, which will go into sequence.Sequence is an object that contains a behavior for generating stimulus. Sequence is extended from uvm\_sequence. Sequence sends transactions to the driver using a sequencer. Ethernet functional code resides in the body() task, which includes the creation of req using uvm\_create and the start() method. Sequence executes when its start() method is called, and the start() method calls the body() method. We have generated 10 data packets in the sequence using random functions. The agent's sequencer, the sequencer is an extension. The TLM interface is used by the sequencer and the driver to exchange transactions. With the statement driver.seq item port.connect(sequencer.seq item export), we will link the sequencer and driver during the connect phase of the uvm sequencer.



The UVM Driver operates the DUV Interface by taking individual UVM Sequence Item transactions from the UVM Sequencer. To link the driver and the DUV, a virtual interface must be declared. All drivers should either directly or indirectly extend the uvm driver. The UVM driver pulls transaction level objects from the sequencer and uses an interface handle to drive them to the design. A certain sort of transaction object can be driven by a parameterized class called UVM driver. A TLM port of type uvmseq item pull port is present on the driver. This allows the uvm sequencer to pass it a parameterized request object. It can also give the sequencer a response object, and typically both the request and answer objects belong to the same class type. They may, however, differ if specifically stated. It essentially consists of three different sorts of methods. The get next item method blocks until the sequencer can fulfil a request for an item. Item done call should come after this to complete the handshake. If a request object is not available from the sequencer, try \_next\_ item it Non-blocks will return null. If not, a pointer to the item is returned. The final item done also includes non-blocks, completing the handshake between the driver and sequencer. This ought to be used following a call to try\_ next\_item or get\_next\_item. It is in charge of transferring the packet level data from the sequence item to the pin level for the DUV. Figure 3 illustrates the flow of data packets from the sequencer to the driver and from the driver to the DUV.The scoreboard compares the expected output with the actual output from the output monitor. It reports the difference between actual and expected output. Scoreboard, driver, sequencer, sequence item, and monitors are executed in the environment module. In the Test module, we define phases, assign a virtual interface, and include the Environment module. Program module is for executing the random test case. In the Top module, we generate clocking, declare a virtual interface, instantiate the interface, and instantiate the DUT (design under test).

## 4. IMPLEMENTATION

Design and Testbench codes of 10 GE mac core was implemented in the Eda playground using SynopsysVCS 2021.09 tool in UVM 1.1d.

# 5. RESULT AND CONCLUSION

Testbench – driver module of 10 GE MAC core is coded in System Verilog language and UVM libraries using OOP'S concepts. Random test cases are built to verify the functionality of the 10 GE MAC core. Here, the size of the data packets is ten, so the sequence item generates 10 data packets.

Ethemet_driver_testbench(2)	-E x +						
$\leftrightarrow \rightarrow \mathbf{C}$ $\oplus$ edaplays	pound.com//q%i 🕲 🖄 🖈 🖬						
EDA playground	Carp EtA Perground now has increased capacity. Usage re: Know/HC/W Become an SVA Expert in One Hour PEGSTER     Know/HC/W Become an SVA Expert in One Hour PEGSTER     Know/HC/W Become an SVA Expert in One Hour PEGSTER     Know/HC/W Become an SVA Expert in One Hour PEGSTER     Know/HC/W Become an SVA Expert in One Hour PEGSTER     Know/HC/W Become an SVA Expert in One Hour PEGSTER     Know/HC/W Become an SVA Expert in One Hour PEGSTER     Know/HC/W Become an SVA Expert in One Hour PEGSTER     Know/HC/W Become an SVA Expert in One Hour PEGSTER     Know/HC/W Become an SVA Expert in One Hour PEGSTER     Know/HC/W Become an SVA Expert in One Hour PEGSTER     Know/HC/W Become an SVA Expert in One Hour PEGSTER						
Brought to you by .	bellendra belanes a belanes a eres a videor.gets a poly.gets a belanes a videor.gets a belanes						
<ul> <li>Languages &amp; Libraries</li> </ul>	elog <state pkt_rk_err integral 1 'h0</state 						
Testbench + Design System/Verilog/Verilog	UM_IDFD scoreboard.sv(73) 0 1424000: uw.itst.top.m.exv.sdd [Scoreboard] Packet Match Successful at Transmitter and Receiver frame.size = 04. num.words = 8. last.word.mod = 0						
UVM/OVM O	(MM_INPO packet_sequence.m(3)) 0 1462400: wm_test_top.m_emv.pit_tm_apent.pkt_tm_seqr@packet_sequence [Packet_Sequence] Following Packet being sent to Driver pkt_tm_val = 1, pkt_data = 2mbdar&beema?id, pkt_sop = 1, pkt_emp = 0, pkt_mod = 0						
Other Libraries  None	(M_1NPO paket_separce_sr(HG) & 1464100; www.tet_top.com.pkt_tx_apent.pkt_tx_aperMpacket_separce [Facket_Separce] Following Packet being sent to Univer pkt_tx_cal = 1, pkt_stat = 21686eVH14Fa, pkt_ung = 0, pkt_ung = 0, pkt_ung = 0						
SVUnit 2.11   Enable TL-Verlog	WLDVD packet_sequence.srCHO(0.1475300: uvm_test_top.m.uvv.pkt_tranpert.pkt_transeyMpacket_sequence (Packet_Sequence) following Packet being sent to Driver pkt_trans0 - 1, pkt_deta - 4865106208600, pkt_sop = 0, pkt_eep = 0, pkt_eep = 0						
Enable Easier UVM      Enable VUnit	VM_LINO packet_sequence.or(146) # 1411000: vm_test_top.m_emv_pkt_tra.apmt.pkt_tra.seqUbpacket_sequence (Packet_Sequence) Following Packet being sent to Driver vert to val = 1. det data = 482202718488444; obt com = 0. det exe = 0. det exe = 0.						
Tools & Simulators      Synopsys VCS 2021.09	WILING padet_separce.sr(140) # 1440000: ww.test_top.m.w.pkt_tu.apmt.pkt_tu.apmtphatet_separce (Padet_Separce) Following Padet being sent to Driver						
Compile Options () -timescale=1ns/1ns +vcs+flush-	<pre>pkt_bt_ai = 1, pkt_sis = 83005007962006, pkt_sop = 0, pkt_epp = 0, pkt_mod = 0 UMLINO packet_sequence.sv(146) &amp; 1004000: un.test_top.mew.pkt_tx_apmt.pkt_ts_sequ0packet_sequence (Packet_Sequence) Following Packet being sent to Driver</pre>						
Run Options @ +U/M_TESTNAME=test_bring	pkt_tt_yal = 1, pkt_data = 60760806669964cc, pkt_spp = 0, pkt_esp = 0, pkt_med = 0						
Use run.do Tcl file Use run.bash shell script Core EPERan choren	UNITED procet_sequence.sv(sto) = Involve: United_top.m.ev.ptctt.apet.ptt_ttct.aperupercet_sequence (racket_sequence) =0100410 racket being sent to briver pkt_ttc.vnl = 1, pkt_data = 05873600651757, pkt_sop = 0, pkt_eop = 0, pkt_mod = 0						
Download files after run	UM_INFO packet_sequence.sv(126) 0 1907200: uvm_test_top.m.evv.pkt_tr_agent.pkt_tr_sequence (Facket_Sequence) Following Facket being sent to Driver pkt_tr_val = 1, pkt_data = cla1766rR099672, pkt_sep = 0, pkt_eep = 1, pkt_eed = 0						
Examples	UM_INFO scoreboard.sv(SS) # 1545600: vm_test_top.m_env.schd [Scoreboard] Tr_Mon Packet Data:						
Commanity     Bolistonie	Kame Type Size Value						

#### FIGURE 4.Data packet sent to driver

Figure 4 comprises one of the data packets that is sent to the driver by the sequencer. Likewise, ten data packets were sent to the driver. The driver sends the received data packets to the DUT according to the driver module code. Now the scoreboard compares expected output and actual output of design.

😒 WhatsApp	x 🔶 Ethernet, driver, testbendi (2) - E: x 🕂								
← → C 💼 edaplaygr	oundcom/\/qtil 😨 🖻 🖈								
EDA playground	CRun / Save @Copy EDA Playsround now has increased capacity Usage re: KnowHow Recome an SVA Expert in One Hour edition in the Copy of								
Brought to you by ADOULOS Languages & Libraries	nalazar latar atau atau atau atau atau atau atau								
Testbench + Design System/Verlog/Verlog V UVM / OVM O	Vol_2019 constanci_sci_2019 & SUBMOR Vol_ESE_LTaps_em_sci_201 (Constancing Parket NextS SuccessFul at Transition and Reciver Vol_2019 voltables_citation Volta 9 2 200800 vol_EsE_LTaps_em_sci_dbl_com_sci_pot(								
UMI 1.1d         V           Other Libraries         0           None         A           OVL 2.8.1         A           SVLH 2.11         V	00L395 000000000000000000000000000000000000								
Enable TL-Verilog 0  Enable Easier UVM 0 Enable VUnt 0	UMC_HDM over,VV(MI) # 270500; VVII,tet_tps.mvv [UN:] failed Resam Unknow 0								
Tools & Simulators @     Synopsys VCS 2021.09     Compile Options @     Imescale=Ins/Ins +vcs+flush	WA Report Summary +* depart Summary Report Records U secretly Records U 10								
Run Options () +UVM_TESTNANE=test_bring	UNLIARON : 0 UNLIARON : 0 * Report counts by 1d								
Use run.bash shell script Open EPWave after run Download files after run	[ENV] 6 [Nexter.Lequence] 80 [NEXTS] 1 [Searchand] 80								
Examples	(UWNTOP) 1 (UWN_test_top) 2								
Community     Collaborate	[obbc_ws] 1 [opri:L_stw] 1 [opri:L_stw] 1 [fishis AllB fram (11e "/apps/cosm/sc/3-281.09//etc/we-l.1/arc/base/ws_rost_wh", 10e 437.								

FIGURE 5.Output report

Figure 5 shows that the scoreboard verifies that data packets at the transmitter and receiver sides are the same, so there are no errors in our test bench. It is hereby concluded that the complex testcases of the testbench – driver module of the 10 GE MAC core is fully verified.

## 6. FUTURE WORK

10 GE MAC core Ethernet verification of driver is implemented in Eda Playground SynopsysVCS 2021.09 Tool which is open access and entry level tool for verifying the diver module of ethernet. With use of industry standard tools like Synopsys and Cadence tool, ethernet coverage of driver module will be more precise. Further, full ethernet component including the entire architecture will be implemented in hardware to verifying the functioning of ethernet.

## REFERENCES

- 1. K. Tanaka, A. Agata and Y. Horiuchi, "IEEE 802.3av 10G-EPON Standardization and Its Research and Development Status," in *Journal of Lightwave Technology*, vol. 28, no. 4, pp. 651-661, Feb.15, 2010, doi: 10.1109/JLT.2009.2038722.
- T. Allen and R. Ge, "Demystifying GPU UVM Cost with Deep Runtime and Workload Analysis," 2021 IEEE International Parallel and Distributed Processing Symposium (IPDPS), Portland, OR, USA, 2021, pp. 141-150, doi: 10.1109/IPDPS49936.2021.00023.
- 3. M. Barnasconi *et al.*, "UVM-SystemC-AMS Framework for System-Level Verification and Validation of Automotive Use Cases," in *IEEE Design & Test*, vol. 32, no. 6, pp. 76-86, Dec. 2015, doi: 10.1109/MDAT.2015.2427260.
- C. Elakkiya, N. S. Murty, C. Babu and G. Jalan, "Functional Coverage Driven UVM Based JTAG Verification," 2017 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC), Coimbatore, India, 2017, pp. 1-7, doi: 10.1109/ICCIC.2017.8524556.
- J. Francesconi, J. Agustin Rodriguez and P. M. Julián, "UVM based testbench architecture for unit verification," 2014 Argentine Conference on Micro-Nanoelectronics, Technology and Applications (EAMTA), Mendoza, Argentina, 2014, pp. 89-94, doi: 10.1109/EAMTA.2014.6906085.
- T. M. Pavithran and R. Bhakthavatchalu, "UVM based testbench architecture for logic sub-system verification," 2017 International Conference on Technological Advancements in Power and Energy (TAP Energy), Kollam, India, 2017, pp. 1-5, doi: 10.1109/TAPENERGY.2017.8397323.
- 7. Y. Zheng and X. Sun, "Dual MAC Based Hierarchical Optical Access Network for Hyperscale Data Centers," in *Journal of Lightwave Technology*, vol. 38, no. 7, pp. 1608-1617, 1 April1, 2020, doi: 10.1109/JLT.2019.2959882.
- R. A. Arenas, J. M. Finochietto and L. M. Rocha, "Design and implementation of packet switching capabilities on 10GbE MAC core," 2010 VI Southern Programmable Logic Conference (SPL), Ipojuca, Brazil, 2010, pp. 141-146, doi: 10.1109/SPL.2010.5483024.
- S. Chitti, P. Chandrasekhar and M. Asha Rani, "Gigabit Ethernet verification using efficient verification methodology," 2015 International Conference on Industrial Instrumentation and Control (ICIC), Pune, 2015, pp. 1231-1235, doi: 10.1109/IIC.2015.7150935.
- 10. Young-Nam Yun;, "Beyond UVM for practical SoC verification", SoC Design Conference (ISOCC), 2011 International, pp158-162, 2011.
- 11. Creating a reusable testbench using cadance'stestbuilder and AMBA TVM Prakash Rashinkar, Peter Paterson and Leena Singh, SYSTEM-ON-A-CHIP VERIFICATION Boston: Kluwer Academic Publishers, 2001.
- M. H. Assaf, S. R. Das, W. Hermas, E. M. Petriu and S. Biswas, "Verification of Ethernet IP Core MAC Design Using Deterministic Test Methodology," 2008 IEEE Instrumentation and Measurement Technology Conference, Victoria, BC, Canada, 2008, pp. 1669-1674, doi: 10.1109/IMTC.2008.4547312.
- 13. "IEEE Standard for Ethernet," in IEEE Std 802.3-2018 (Revision of IEEE Std 802.3-2015), vol., no., pp.1-5600, 31 Aug. 2018, doi: 10.1109/IEEESTD.2018.8457469.
- H. -T. Lim, D. Herrscher and F. Chaari, "Performance comparison of IEEE 802.1Q and IEEE 802.1 AVB in an Ethernet-based in-vehicle network," 2012 8th International Conference on Computing Technology and Information Management (NCM and ICNIT), Seoul, Korea (South), 2012, pp. 1-6.
- S. Rabii et al., "An integrated VCSEL driver for 10Gb ethernet in 0.13/spl mu/m CMOS," 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, San Francisco, CA, USA, 2006, pp. 930-939, doi: 10.1109/ISSCC.2006.1696134.
- L. Leonardi, L. L. Bello and G. Patti, "Performance assessment of the IEEE 802.1Qch in an automotive scenario," 2020 AEIT International Conference of Electrical and Electronic Technologies for Automotive (AEIT AUTOMOTIVE), Turin, Italy, 2020, pp. 1-6, doi: 10.23919/AEITAUTOMOTIVE50086.2020.9307422.